Python/Silvaco-based Performance Simulation and Quantum Analysis of a 14 nm Si/Si3N4 Cylindrical GAA FET
DOI:
https://doi.org/10.46610/IJESVD.2026.v02i01.001Keywords:
CGAA FET, DIBL, OOR, Python, SS, Si3N4, Silicon, Silvaco TCADAbstract
This study presents a comprehensive TCAD and Python-based simulation study of an aggressively scaled (channel length is only 14 nm) cylindrical Gate-All-Around Field-Effect Transistor (CGAA FET) featuring a silicon channel and Si3N4 high-κ gate dielectric. The CGAA structure enhances superior gate control, leading to the suppression of short-channel effects and hence, its lower power consumption, whereas Si3N4 increases the drive current, leading to its high-speed operation. Using Silvaco ATLAS Technology Computer-Aided Design simulations with quantum mechanical models and postprocessing Python scripts, the device’s electrical performance, quantum confinement effects, and scalability was characterised. Key extracted parameters at VDS = 0.05 V include a threshold voltage (VT) of 0.32 V, subthreshold swing (SS) of 68.5 mV/dec, drain-induced barrier lowering (DIBL) of 36.7 mV/V, and an on/off current ratio (Ion/Ioff) of 7.8 × 107. Detailed analysis of energy band diagrams, density of states, and wave functions confirms strong quantum confinement in the 3 nm thick channel. The GAA architecture demonstrates excellent electrostatic control, making it promising for sub-10nm CMOS technology nodes.
References
M. Liang et al., “Two-dimensional semiconductors for state-of-the-art complementary field-effect transistors and integrated circuits,” Nanomaterials, vol. 14, no. 17, Art. no. 1408, 2024.
M. I. B. Chowdhury and A. Haque, “Accurate determination of gate capacitance in deep submicron MOSFETs using an improved boundary condition,” in Proc. Int. Conf. Electrical and Computer Engineering (ICECE), 2001, pp. 175–178.
M. I. B. Chowdhury, Study of the Quantization Effects in MOS Inversion Layer Using an Improved Approach, M.Sc. thesis, Dept. Elect. Electron. Eng., Bangladesh Univ. Eng. Technol., Dhaka, Bangladesh, 2000.
A. Haque, A. Rahman, and M. I. B. Chowdhury, “On the use of appropriate boundary conditions to calculate the normalized wave functions in the inversion layers of MOSFETs with ultra-thin gate oxides,” Solid-State Electronics, vol. 44, no. 10, pp. 1833–1836, Oct. 2000.
K. Seshan, “Limits and hurdles to continued CMOS scaling,” in Handbook of Thin Film Deposition. Norwich, NY, USA: William Andrew Publishing, 2018, pp. 19–41.
M. I. B. Chowdhury, “Ion-sensitive vertical tunnel field-effect transistor for highly sensitive, low-power, low pH-resolution pH sensing,” IEEE Sensors Letters, vol. 8, no. 1, pp. 1–4, Jan. 2024.
M. Amina et al., “Analysis of common-mode rejection ratio of a CMOS differential amplifier considering all the non-idealities,” in Proc. 2nd Int. Conf. Electrical Information and Communication Technologies (EICT), Dec. 2015, pp. 234–238.
M. I. B. Chowdhury et al., “Silvaco TCAD-based analysis of cylindrical gate-all-around FET having indium arsenide as channel and aluminium oxide as gate dielectric,” J. Nanotechnol. Appl. Eng., vol. 1, no. 1, pp. 1–12, 2016.
M. J. Islam et al., “A novel cylindrical gate-all-around MOSFET using InAs as channel and HfO₂ as gate oxide,” ISTP J. Res. Electrical and Electronics Eng., special issue on ISTP (IOCRSEM-2014), pp. 59–62, 2014.
M. Tawrath et al., “Python-based performance assessment of InSb/Al₂O₃ channel/oxide-based cylindrical gate-all-around FET,” Int. J. Digital Electronics and Microprocessor Technology, vol. 1, no. 2, pp. 34–44, Nov. 2025.
M. R. Begum et al., “Performance assessment of InSb/Al₂O₃ channel/oxide-based cylindrical gate-all-around FET using Silvaco TCAD,” J. VLSI Design and Signal Processing, vol. 11, no. 3, pp. 1–11, Dec. 2025.
P. J. Chakraborty et al., “Sub-20 nm GaAs-based cylindrical gate-all-around FETs for improved performance,” in Proc. 2nd Int. Conf. Robotics, Electrical and Signal Processing Techniques (ICREST), 2021, pp. 473–477.
M. Nayem et al., “Performance evaluation of GaAs gate-all-around FET with Al₂O₃ gate dielectric via Silvaco ATLAS simulation,” Int. J. Embedded System and VLSI Design, vol. 1, no. 2, pp. 35–44, Nov. 2025.
S. Quader et al., “Germanium–silicon-based heterojunction cylindrical gate-all-around field-effect transistor for improved performance,” Int. J. Engineering Technology, Management and Applied Science, vol. 5, no. 9, pp. 1–6, Sep. 2017.
Z. Alam et al., “Switching power of CNFET-based 6-transistor 1-bit fast adder implemented using Cadence,” Advances in Mathematics: Scientific Journal, vol. 9, no. 6, pp. 3585–3596, Jul. 2020.
M. J. Islam et al., “Study of characteristic curves of top-gated graphene FET using Silvaco TCAD,” J. Electronic Design and Engineering, vol. 3, no. 3, pp. 1–9, 2017.
M. N. Reddy and D. K. Panda, “A comprehensive review on FinFET in terms of its device structure and performance matrices,” Silicon, vol. 14, no. 18, pp. 12015–12030, 2022.
A. B. Siddik et al., “Silicon-on-metal technology merged with cylindrical gate-all-around FET for enhanced performance,” in Proc. 3rd Int. Conf. Electrical Information and Communication Technology (EICT), 2017, pp. 1–4.
N. M. Mahmud et al., “TCAD-based performance analysis of junctionless cylindrical double gate-all-around FET up to 5 nm technology node,” in Proc. 20th Int. Conf. Computer and Information Technology (ICCIT), 2017, pp. 1–4.
S. Quader et al., “Channel-engineered cylindrical double gate-all-around FET for low-power VLSI applications,” in Proc. Int. Conf. Computer, Communication, Chemical, Material and Electronic Engineering (IC4ME2), Rajshahi, Bangladesh, pp. 1-4, Feb. 2018.
J. A. del Alamo, “Nanometre-scale electronics with III–V compound semiconductors,” Nature, vol. 479, pp. 317–323, 2011.
J. P. Colinge, FinFETs and Other Multi-Gate Transistors. New York, NY, USA: Springer, 2008.
S. D. Suk et al., “High-performance 5 nm radius twin silicon nanowire MOSFET (TSNWFET): Fabrication on bulk si wafer, characteristics, and reliability,” IEEE International Electron Devices Meeting, 2005. IEDM Technical Digest., Washington, DC, USA, 2005, pp. 717–720.
U. H. Disha et al., “Design and optimization of a two-stage Miller-compensated OTA for cystic fibrosis diagnosis in 45 nm technology using Cadence,” Recent Trends in Semiconductor and Sensor Technology, vol. 2, no. 2, pp. 19–24, 2025.
M. R. Huqe et al., “Effect of Ge-dosing profile of exponentially doped base on the internal quantum efficiency of a SiGe solar cell,” in Proc. Int. Conf. Devices, Circuits and Systems (ICDCS), Mar. 2012, pp. 119–123.
S. A. Rivon et al., “Analytical modelling of CdS/CdTe-based thin-film solar cells considering surface recombination,” in Proc. 2nd Int. Conf. Electrical Engineering and Information and Communication Technology (iCEEiCT), Sep. 2016, pp. 1–5.
M. R. Huqe et al., “Internal quantum efficiency of Si-drift solar cells with nonuniformly and heavily doped emitter,” in Proc. 4th Int. Conf. Development in Renewable Energy Technology (ICDRET), Jan. 2016, pp. 1–4.
M. M. Hasan et al., “Modelling and analysis of CdS/CZTSSe-based thin-film solar cell,” J. Modeling and Optimization, vol. 10, no. 2, pp. 88–93, 2018.
M. J. Islam et al., “Modeling of graphene/SiO₂/Si(n)-based metal–insulator–semiconductor solar cells,” in Proc. 4th Int. Conf. Development in Renewable Energy Technology (ICDRET), 2016, pp. 1–4.
P. Biswas et al., “Analytical approach of J–V characteristics of CdTe-based thin-film solar cells including voltage- and space-dependent electric fields,” in Proc. 2nd Int. Conf. Electrical Information and Communication Technologies (EICT), 2015, pp. 446–450.
S. K. Saha et al., “Effect of field-dependent mobility and simultaneous consideration of SRH and Auger recombination on analytical modeling of internal quantum efficiency of a Si solar cell,” in Proc. IEEE Region 10 Conf. (TENCON), 2011, pp. 662–666.
M. I. B. Chowdhury and M. M. S. Hassan, “Base transit time of a bipolar junction transistor considering majority-carrier current,” in Proc. Int. Conf. Electrical and Computer Engineering (ICECE), Dhaka, Bangladesh, 2008, pp. 133–138.
S. M. M. Islam et al., “Base transit time of a heterojunction bipolar transistor with Gaussian-doped base,” in Proc. Int. Conf. Electrical and Computer Engineering (ICECE), Dhaka, Bangladesh, 2010, pp. 127–130.
S. M. M. Islam et al., “Base transit time of a heterojunction bipolar transistor with Gaussian-doped base under high-level injection,” in Proc. Int. Conf. Devices, Circuits and Systems (ICDCS), Coimbatore, India, 2012, pp. 114–118.
A. J. García-Loureiro et al., “A general toolkit for advanced semiconductor transistors: From simulation to machine learning,” IEEE J. Electron Devices Soc., vol. 12, pp. 1057–1064, 2024.
M. T. Rahamoni et al., “Towards the portability of a capacitive sensor-based non-invasive glucometer: A simulation approach,” in Proc. IEEE Int. Women in Engineering Conf. Electrical and Computer Engineering (WIECON-ECE), Dec. 2020, pp. 94–97.
A. Islam et al., “A Simulink-based generalized model of PV cell/array,” in Proc. 3rd Int. Conf. Development in Renewable Energy Technology (ICDRET), May 2014, pp. 1–5.
A. Islam et al., “Simulation of two-diode model-based PV solar cell/array: A Simulink approach,” ISTP J. Res. Electrical and Electronics Eng., pp. 67–72, 2014.
M. Z. Alam et al., “A study on source-degenerated telescopic operational amplifier for biomedical applications,” in Lecture Notes in Electrical Engineering, vol. 1294, Jan. 2025, pp. 339–353.
M. Z. A. Emon et al., “Low-threshold-voltage MOSFET: A potential candidate for biomedical IC design,” in Proc. Int. Conf. Advances in Computing, Communication, Electrical, and Smart Systems (iCACCESS), Mar. 2024, pp. 1–6.
M. Z. A. Emon et al., “Design and analysis of a high-gain, low-noise, and low-power analog front end for electrocardiogram acquisition in 45 nm technology using the gm/ID method,” Electronics, vol. 13, no. 11, Art. no. 2190, 2024.
M. M. Hossain et al., “Simulation-driven fabrication and performance evaluation of n-MOSFET using Silvaco Athena and Atlas: From process to parameters,” J. Microprocessor and Microcontroller Research, vol. 1, no. 3, pp. 21–43, Nov. 2014.
W. H. Chowdhury et al., “Efficiency enhancement of a PCDTBT/PC₇₁BM-based organic solar cell through layer-thickness optimization,” in Proc. 2nd Int. Conf. Robotics, Electrical and Signal Processing Techniques (ICREST), Jan. 2021, pp. 684–688.
S. Mostafa et al., “Performance optimization of quantum well solar cells through layer thickness variation,” in Proc. Int. Conf. Computer and Information Technology (ICCIT), Dhaka, Bangladesh, Dec. 2020, pp. 1–6.
M. N. Islam et al., “A high-efficiency dye-sensitized solar cell using PCDTBT:PCBM as solid electrolyte and graphene oxide as hole transport layer,” in Proc. 6th Int. Conf. Electrical Engineering and Information & Communication Technology (iCEEICT), Dhaka, Bangladesh, 2024, pp. 933–938.
M. N. Islam et al., “TCAD implementation of a cost-effective, stable, and highly efficient PCDTBT:PCBM-based organic solar cell,” in Innovations in Electrical and Electronics Engineering, Lecture Notes in Electrical Engineering, vol. 1294. Singapore: Springer, 2025, pp. 1–6.
C.-W. Lee et al., “Performance estimation of junctionless multigate transistors,” Solid-State Electronics, vol. 54, no. 2, pp. 97–103, 2010.
