Voltage-controlled Oscillators in Phase-locked Loops: Recent Advances and Design Considerations
DOI:
https://doi.org/10.46610/ARADC.2026.v03i01.001Keywords:
CMOS technology, Digitally Controlled Oscillator (DCO), Frequency synthesis, LC oscillator, Phase noise, Phase-Locked Loop (PLL), Ring oscillator, Voltage-Controlled Oscillator (VCO)Abstract
Voltage-Controlled Oscillators (VCOs) constitute a fundamental component in Phase-Locked Loops (PLLs), exerting direct influence on frequency precision, phase noise, power dissipation, and overall system resilience. In the context of the rapid advancement of wireless communication standards, high-speed serial links, and low-power System-on-Chip (SoC) designs, Voltage-Controlled Oscillators (VCOs) have experienced substantial improvements in recent years. VCOs are essential components in PLLs, which are pivotal in diverse applications, including wireless communications, clock generation, and data recovery systems. This paper delves into the latest developments in VCO design, highlighting innovations that improve phase noise, tuning range, linearity, power efficiency, and integration in modern CMOS technologies. Various VCO architectures, such as ring, LC-tank, and hybrid designs, are reviewed with an emphasis on their suitability for low-power and high-frequency applications. Furthermore, key design trade-offs and considerations, including noise sources, frequency stability, and layout techniques, are discussed in the context of PLL system-level requirements. The survey further examines emerging VCO design paradigms, including Digitally Controlled Oscillators (DCOs), adaptive calibration techniques, and machine learning-assisted optimization methodologies. This survey aims to guide designers toward selecting and implementing VCOs that meet stringent performance metrics in next-generation PLL-based systems.
References
C. Ganesh, M. N. Kumar, K. R. Kumar, and S. Sharvani, “Design and implementation of a high-performance current-starved voltage-controlled oscillator (VCO) for PLL,” AIP Conference Proceedings, vol. 3028, no. 1, p. 020036, Jul. 2024.
R. Ahirwar, M. Pattanaik, and P. Srivastava, “Radiation-hardened-by-design voltage-controlled oscillator for low-power phase-locked loop applications,” Journal of Electronic Testing, vol. 40, no. 2, pp. 171–184, Apr. 2024.
D. Sun et al., “A low-noise, 0.05–17.8-GHz fractional-N phase-locked loop with two parallel synchronized dual-core voltage-controlled oscillators,” Microelectronics Journal, vol. 146, p. 106140, Apr. 2024.
K. Annamma, S. Saxena, and G. S. Patel, “Design and analysis of an energy-efficient current-starved VCO with sleep-stack approach for PLL applications,” Journal of Propulsion Technology, vol. 46, no. 1, pp. 969–977, 2025.
S. S. Md. Sallah, A. I. H. Azulyzal, E. Noorsal, A. N. A. Rashid, and A. S. A. Ahmed, “Optimization of a current-starved ring-based voltage-controlled oscillator for high-frequency PLL using 45-nm CMOS technology,” in Proceedings of the IEEE International Conference on Applied Electronics and Engineering, Jul. 2024, pp. 1–5.
Q. Xiang, H. Liu, and Y. Zhou, “A single-event-hardened scheme for ring oscillator applied to radiation-resistant PLL microsystems,” Micromachines, vol. 14, no. 4, p. 882, Apr. 2023.
M. Mansour and I. Mansour, “Comprehensive review of CMOS transformer-tank voltage-controlled oscillators,” International Journal of Circuit Theory and Applications, vol. 53, no. 4, pp. 1795–1819, Aug. 2024.
Y.-H. Chang and Y.-L. Luo, “CMOS voltage-controlled oscillator with complementary and adaptive overdrive voltage control structures,” Electronics, vol. 13, no. 2, p. 440, Jan. 2024.
Y. Hao, M. Strackx, M. Gandara, S. Cochran, and B. Liu, “An AI-driven EDA algorithm-empowered VCO and LDO co-design method,” arXiv preprint, 2025.
U. Chae, J. Park, J.-G. Kim, H.-Y. Yu, and I.-J. Cho, “CMOS voltage-controlled oscillator with high-performance MEMS tunable inductor,” Micro and Nano Systems Letters, vol. 9, no. 1, Nov. 2021.
H. Nizar and B. Kamel, “Tunable RF MEMS inductors for two-frequency bands,” WSEAS Transactions on Electronics, vol. 15, pp. 11–16, Apr. 2024.
S. Gholamian and E. Abbaspour-Sani, “Design and simulation of RF MEMS tunable spiral inductor,” Advanced Materials Research, vols. 403–408, pp. 4148–4151, Nov. 2011.
N. Anjum, V. K. S. Yadav, and V. Nath, “Design of voltage-controlled oscillator using I-MOS varactor for selective tuning in UHF band applications,” Indian Journal of Pure and Applied Physics, vol. 63, no. 6, Jun. 2025.
T. V. H. Nguyen and C.-K. Pham, “A dual-mode adaptive bandwidth phase-locked loop for improved lock performance,” Electronics, vol. 14, no. 20, p. 4008, Oct. 2025.
Z. Zheng, “High-frequency AlGaN/GaN T-gate HEMTs on SiC substrate,” Theoretical and Natural Science, vol. 109, no. 1, pp. 24–30, May 2025.
A. Talukder, M. R. Ifty, and A. A. Fahad, “Comprehensive review of GaN HEMTs: Architectures, recent developments, reliability concerns, challenges, and applications,” e-Prime – Advances in Electrical Engineering, Electronics and Energy, vol. 13, p. 101059, Jul. 2025.
H.-L. Kao, “On-chip voltage-controlled oscillator based on a center-tapped switched inductor using GaN-on-SiC HEMT technology,” Electronics, vol. 10, no. 23, p. 2928, Nov. 2021.
T. S. Kwon et al., “Structurally optimized SiC CMOS FinFET for high-temperature and low-power system-on-chip logic integration,” Scientific Reports, vol. 15, no. 1, Aug. 2025.
Q. Zhang, Y. Zhang, Y. Li, and H. Yin, “New structure transistors for advanced technology-node CMOS integrated circuits,” National Science Review, vol. 11, no. 3, Jan. 2024.
N. A. Badiger and S. Iyer, “FinFET-enabled high-speed PLL design for low-power applications,” IETE Journal of Research, vol. 71, no. 5, pp. 1614–1629, 2025.
M. Sabaghi, S. Marjani, and A. Majdabadi, “A low phase-noise, low-power, wide-tuning-range VCO with filtering technique in the ISM band,” Circuits and Systems, vol. 7, pp. 51–57, 2016.
L. Sun et al., “Novel power-efficient fast-locking phase-locked loop based on adaptive time-to-digital-converter-aided acceleration compensation,” Electronics, vol. 13, p. 3586, 2024.
W. Cao, H. Wang, and X. Zhang, “Non-Hermitian physics-inspired voltage-controlled oscillators with resistive tuning,” in Proceedings of the IEEE International Symposium on Circuits and Systems, 2023, pp. 1–5.
P. R. Castañeda-Aviña, E. Tlelo-Cuautle, and L.-G. de la Fraga, “Phase-noise optimization of integrated ring voltage-controlled oscillators using metaheuristics,” AIMS Mathematics, vol. 7, no. 8, pp. 14826–14839, 2022.
N. Akhtar, “Ultra-low phase-noise voltage-controlled oscillators for high-speed wireless transceivers,” African Journal of Biomedical Research, pp. 1304–1313, Dec. 2024.
S. Tan et al., “Low-phase-noise wideband dual-core quad-mode voltage-controlled oscillator using a mode-switching transformer,” Microelectronics Journal, vol. 164, p. 106815, Oct. 2025.
W. Deng, K. Okada, and A. Matsuzawa, “A 0.5-V LC-VCO with sub-picosecond jitter for clock generation,” in Proceedings of the IEEE Asian Solid-State Circuits Conference, 2010, pp. 1–4.
D. Patrinos and G. Souliotis, “A low-voltage, low-power 2.5-GHz ring oscillator with process and temperature compensation,” Journal of Low Power Electronics and Applications, vol. 15, no. 3, p. 52, Sep. 2025.
K. Neerugatti and V. Pakala, “Design of low-power and low phase-noise LC-VCO for Bluetooth/WLAN applications,” AEU–International Journal of Electronics and Communications, vol. 177, p. 155227, Mar. 2024.
C.-C. Ku and S. Wang, “Design and implementation of 24-GHz and 48-GHz voltage-controlled oscillators using noise-filtering techniques in 90-nm CMOS,” Micromachines, vol. 16, no. 6, p. 682, Jun. 2025.
J.-M. Lin and C.-Y. Yang, “A fast-locking all-digital phase-locked loop with dynamic loop-bandwidth adjustment,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 62, no. 10, pp. 2411–2422, Oct. 2015.
