Design of an Arithmetic Logic Unit using Reversible Logic Gates
Keywords:
ALU, Low power VLSI, Power efficient design, Quantum computing, Reversible logicAbstract
Reversible computing has emerged as a critical area of research because of its ability to minimize power dissipation in digital systems significantly. Its applicability spans a wide range of advanced technologies, including ultra-low-power VLSI architectures, quantum computation, cryptography, bio-computing, optical information processing, and digital image analysis. This study presents the development of an Arithmetic Logic Unit (ALU) designed using reversible logic principles, offering a more energy-efficient alternative to conventional ALUs that rely on irreversible logic structures. The proposed ALU architecture comprises two primary modules: a control block and an adder unit, both of which are realized using fundamental reversible logic elements. Essential reversible gates employed in the design include the Universal Reversible Gate (URG), Feynman, Fredkin, and HNG gates. Initially, a single-bit ALU is implemented using these gates, which is subsequently extended to a 4-bit configuration by cascading four 1-bit modules. The resulting reversible ALU effectively performs multiple arithmetic and logical operations such as AND, OR, NAND, NOR, XOR, XNOR, addition, and subtraction, thereby demonstrating the potential of reversible logic in realizing high-performance and power-efficient computational architectures.
References
K. Rushendrababu, N. L. Pavani, P. Yaswitha, M. M. Kumar, and S. Begum, “32-bit FPGA based ALU employing reversible logic,” J. Emerg. Technol. Innov. Res. (JETIR), vol. 11, no. 4, Apr. 2024. Available: https://www.jetir.org/view?paper=JETIR2404757
Z. Huang, “Design and implementation of an 8-bit ALU based on Verilog HDL,” Proc. 3rd Int. Conf. Comput. Innov. Appl. Phys., Abu Dhabi, United Arab Emirates, 2024. doi: https://doi.org/10.54254/2753-8818/14/20240939 Available: https://www.ewadirect.com/proceedings/tns/article/view/7963
Y. M. Thosar, P. Patel, and S. Patel, “Design and FPGA implementation of a 4-bit ALU using reversible logic gates,” Int. J. Res. Appl. Sci. Eng. Technol. (IJRASET), vol. 13, no. 6, Jun. 2025. doi: https://doi.org/10.22214/ijraset.2025.72366
K. Srinivasan, A. Niranjana, S. T. Nandhitha, and A. A. S. Agnes, “Design and implementation of RISC-V processor ALU using multiplexers and LUT,” Int. J. Novel Res. Develop. (IJNRD), vol. 8, no. 9, Sep. 2023. Available: https://ijnrd.org/viewpaperforall.php?paper=IJNRD2309039
B. N. Vegha and V. Prakash, “Design and implementation of 4-bit ALU for low-power using adiabatic logic based on FINFET,” Int. J. Eng. Res. Technol. (IJERT), vol. 9, no. 7, Jul. 2020. Available: https://www.ijert.org/design-and-implementation-of-4-bit-alu-for-low-power-using-adiabatic-logic-based-on-finfet
M. Ratre and J. Singh, “A review paper on arithmetic and logical unit for graphics processor,” Int. J. Emerg. Trends Sci. Technol. (IJETST), vol. 3, no. 2, pp. 3541–3547, Feb. 2016. Available https://ijetst.in/index.php/ijetst/article/download/980/781/2393
S. B. B. Sharana, R. S. Renuka, K. Kavitha, and P. Krishna, “ALU implementation using CMOS technology,” Int. J. Latest Technol. Eng. Manage. Appl. Sci. (IJLTEMAS), vol. 7, no. 5, May 2018. Available: https://www.ijltemas.in/DigitalLibrary/Vol.7Issue5/70-72.pdf
N. S. Rani, D. Satyanarayana, N. B. Jilani, C. J. Rao, S. Javeed, and G. G. Krishna, “Design and implementation of an ALU using a decoder for operation selection,” J. Comput. Anal. Appl., vol. 33, no. 8, 2024. Available: https://eudoxuspress.com/index.php/pub/article/view/2620
P. Sandeep, A. Ugadi, P. Rajkumar, P. Pavankalyan, and D. Vikranth, “32-bit arithmetic logic unit development using Verilog HDL: Design and implementation,” Int. J. Creative Res. Thoughts (IJCRT), vol. 13, no. 5, May 2025. Available: https://ijcrt.org/papers/IJCRT2505430.pdf
M. Kathirvelu and T. Manigandan, “Design and implementation of high speed ALU using optimized PDP adder and multiplier,” J. Appl. Sci. Res., vol. 8, no. 4, pp. 2100–2108, 2012. Available: https://www.aensiweb.com/old/jasr/jasr/2012/2100-2108.pdf
V. Shavali, S. G. M. Maripareddy, and P. R. Reddy, “Reconfigurable data encoding schemes for on-chip interconnect power reduction in deep submicron technology,” Indonesian J. Electr. Eng. Comput. Sci., vol. 28, no. 3, pp. 1330–1344, Dec. 2022. Available: https://ijeecs.iaescore.com/index.php/IJEECS/article/view/28016
