Optimized Design of Low-Noise Two-Stage Operational Amplifiers for High-Precision Applications
DOI:
https://doi.org/10.46610/JoMMR.2025.v002i03.003Keywords:
Frequency response and stability, High precision applications, Low power consumption, Low-noise design, Operational amplifiers (Op-Amps), Transistor-level optimization, Two-stage architectureAbstract
This project presents the design, implementation, and analysis of a low-noise two-stage operational amplifier (op-amp) optimized for high-gain and precision analog applications. Two-stage op-amps are widely used in sensor interfaces, biomedical systems, data converters, and low-signal processing circuits, where noise performance plays a critical role in overall system accuracy. The design consists of a differential input stage followed by a high-gain common-source gain stage, enabling sufficient open-loop gain while maintaining wide output swing and drive capability. Special focus is placed on minimizing input-referred noise through appropriate transistor sizing, bias current selection, and device-level optimization. Both thermal noise and flicker (1/f) noise contributions are analyzed to ensure low-noise operation across the complete frequency range. To ensure stability over various loading conditions, Miller compensation with a nulling resistor is incorporated, resulting in improved phase margin and controlled frequency response. The design methodology includes small-signal analysis, noise modelling, frequency compensation, and layout considerations to reduce parasitics and improve matching. The amplifier is simulated using standard CMOS technology to evaluate performance metrics such as gain, unity-gain bandwidth, slew rate, phase margin, noise spectral density, and power consumption. Simulation results indicate that the proposed two-stage op-amp achieves high open-loop gain, low input-referred noise, and robust stability, making it suitable for low-power and high-precision mixed-signal applications. The work demonstrates that careful device-level optimization and compensation techniques can significantly enhance the noise performance and overall efficiency of analog integrated circuits.
References
Z. S. Hussein and H. J. Motlak, “Design methodology for a low-power two-stage CMOS operational amplifier for optical receiver applications,” Journal of Electrical Systems and Automation, vol. 57, no. 3, pp. 815–822, Jun. 2024, doi: https://doi.org/10.18280/jesa.570320
A. H. Mohammed, M. Muhamad, and H. Hussin, “A review on low-power two-stage CMOS operational amplifiers,” International Journal of Electronics and Communication Engineering, vol. 10, no. 12, pp. 08–24, 2023. doi: https://doi.org/10.14445/23488549/IJECE-V10I12P102
C. Li, “Optimizing two-stage CMOS operational amplifier design: Application of innovative algorithms and circuit techniques,” IET Conference Proceedings, vol. 2024, no. 24, 2024, doi: https://doi.org/10.1049/icp.2024.4466
J. Kenned and R. Block, “Design automation of 2 stage CMOS Op-Amp using PSO algorithm,” International Journal for Research in Applied Science and Engineering Technology (IJRASET), vol. 12, no. 7, July 2024, doi: https://doi.org/10.22214/ijraset.2024.63665
B. Razavi, “Design of low-noise operational amplifiers,” IEEE Journal of Solid-State Circuits, vol. 32, no. 11, pp. 1810–1819, Nov. 1997. https://ieeexplore.ieee.org/document/641281
P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 5th ed.Hoboken, NJ, USA: Wiley,2009.
G. C. Bakos, "Benchmark data for /spl gamma/-rays emitted by an Na-24 source penetrating stratified shielding slabs," in IEEE Transactions on Nuclear Science, vol. 42, no. 2, pp. 61-65, April 1995, doi: https://doi.org/10.1109/23.372133
A. Baschirotto and R. Castello, "A 1-V 1.8-MHz CMOS switched-opamp SC filter with rail-to-rail output swing," in IEEE Journal of Solid-State Circuits, vol. 32, no. 12, pp. 1979-1986, Dec. 1997, doi: https://doi.org/10.1109/4.643656
Ka Nang Leung, P. K. T. Mok and Wing Hung Ki, "Optimum nested Miller compensation for low-voltage low-power CMOS amplifier design," 1999 IEEE International Symposium on Circuits and Systems (ISCAS), Orlando, FL, USA, 1999, pp. 616-619 vol.2, doi: https://doi.org/10.1109/ISCAS.1999.780838
J. Mahattanakul, "Design procedure for two-stage CMOS operational amplifiers employing current buffer," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 52, no. 11, pp. 766-770, Nov. 2005, doi: https://doi.org/10.1109/TCSII.2005.852530
S. Franco, Design with Operational Amplifiers and Analog Integrated Circuits, 4th ed. New York, NY, USA: McGraw-Hill,2015.ISBN:978-0073380648, https://zakerhaghighi.ir/wp-content/uploads/2017/09/Sergio-Franco-Design-With-Operational-Amplifiers-And-Analog-Integrated-Circuits-McGraw-Hill-Series-in-Electrical-and-Computer-Engineering-c2015.pdf
H. Aminzadeh and M. Banihashemi, “Miller Compensation: Optimal Design for Operational Amplifiers with a Required Settling Time,” Circuits, Systems, and Signal Processing, vol. 33, no. 9, pp. 2675–2694, Mar. 2014, doi: https://doi.org/10.1007/s00034-014-9774-9
