Advanced Design and Performance Analysis of 64-Bit 6T SRAM
Keywords:
Decoders, MOSFET, Simulation, SRAM (Static Random-Access Memory), Sense amplifierAbstract
The 6-Transistor (6T) SRAM cell is a fundamental component of integrated circuit memory, known for its efficient data storage and rapid access times. This report details the design and functionality of a 64-bit 6T SRAM, structured by arranging multiple 8x8 matrices of 6T SRAM cells. Each SRAM cell, made up of six MOSFETs, is intricately designed to store one bit of data, allowing the entire 64-bit memory block to hold 8 bytes of information. To ensure the seamless operation of this 64-bit memory block, various circuits are utilized, including column decoders, row decoders, control circuits, and IO blocks. These auxiliary circuits enable the cascading of SRAM cells, ensuring that each bit is accurately stored and retrieved as needed. Specifically, the column and row decoders focus on accessing particular memory cells in the array, the control circuits manage the read and write operations, and the IO blocks handle data input and output. In this 64-bit 6T SRAM design, integrating operational circuits enhances its performance and reliability, contributing to overall robustness. The architecture is characterized by fast access times, making it suitable for high-speed computing applications requiring a dependable storage solution capable of withstanding various operational stresses. This design represents the peak of engineering precision, essential for modern memory systems, combining Speed, efficiency, and reliability in a sophisticated manner.
References
S. Gadag, D. Raviraj, and Chougala, “Design and Analysis of 6T SRAM Cell with low Power Dissipation,” International Journal of Engineering Research and Applications (IJERA), vol. 2, no. 6, pp. 1695–1698, 2012, Accessed: Available: https://www.ijera.com/papers/Vol2_issue6/IW2616951698.pdf.
M. Perumal and S. Dhandapani, “Modeling and Simulation of a Novel Relay Node Based Secure Routing Protocol Using Multiple Mobile Sink for Wireless Sensor Networks,” The Scientific World JOURNAL, vol. 2015, pp. 1–9, Jan. 2015, doi: https://doi.org/10.1155/2015/495945.
Banerjee and P. Madhumathy, “QoS enhanced energy efficient cluster based routing protocol realized using stochastic modeling to increase lifetime of green wireless sensor network,” Wireless Networks, vol. 29, no. 2, pp. 489–507, Oct. 2022, doi: https://doi.org/10.1007/s11276-022-03124-4.
Banerjee and P. Madhumathy, “IoT Based Agricultural Business Model for Estimating Crop Health Management to Reduce Farmer Distress Using SVM and Machine Learning,” Studies in big data, vol. 3, pp. 165–183, Nov. 2021, doi: https://doi.org/10.1007/978-981-16-6210-2_8.
S. B. Prasad and P. Madhumathy, “Long Term Evolution for Secured Smart Railway Communications Using Internet of Things,” Studies in computational intelligence, vol. 907, pp. 285–300, Jul. 2020, doi: https://doi.org/10.1007/978-3-030-50641-4_16.
B. Zhai, S. Hanson, D. Blaauw, and D. Sylvester, “A Variation-Tolerant Sub-200 mV 6-T Subthreshold SRAM,” IEEE Journal of Solid-state Circuits, vol. 43, no. 10, pp. 2338–2348, Oct. 2008, doi: https://doi.org/10.1109/jssc.2008.2001903.
N. Sondur, P. Garg, R. Kumar, S. Bhattacherjee, and P. Madhumathy, “Smart ambulance service system,” International Journal of Applied Engineering Research, vol. 10, no. 55, pp. 742–744, Jan. 2015, Available: https://www.researchgate.net/publication/283689539_Smart_ambulance_service_system.
M. B. Krishna and N. Vashishta, “Energy efficient data aggregation techniques in wireless sensor networks,” 5th International Conference and Computational Intelligence and Communication Networks, pp. 160–165, Sep. 2013, doi: https://doi.org/10.1109/cicn.2013.143.
Y.-B. Liao, M.-H. Chiang, Nattapol Damrongplasit, W.-C. Hsu, and T.-J. K. Liu, “Design of Gate-All-Around Silicon MOSFETs for 6-T SRAM Area Efficiency and Yield,” IEEE Transactions on Electron Devices, vol. 61, no. 7, pp. 2371–2377, May 2014, doi: https://doi.org/10.1109/ted.2014.2323059.
M. R. Suma and P. Madhumathy, “Acquisition and Mining of Agricultural Data Using Ubiquitous Sensors with Internet of Things,” Lecture notes on data engineering and communications technologies, vol. 15, pp. 249–261, Sep. 2018, doi: https://doi.org/10.1007/978-981-10-8681-6_24.
Z. Chen, M. Johnson, L. Wei, and K. Roy, “Estimation of standby leakage power in CMOS circuits considering accurate modelling of transistor stacks,” International Symposium on Low Power Electronics and Design, Jan. 1998, doi: https://doi.org/10.1145/280756.280917.
Jhansi, K. Harikishore, F. Noor Basha, V. Santhi Swaroop, and L. Veeraraju, “Designing and Analysis of 8 Bit SRAM Cell with Low Sub threshold Leakage Power,” International Journal of Modern Engineering Research (IJMER) www.ijmer.com, vol. 2, no. 3, pp. 733–741, 2012, Available: http://www.ijmer.com/papers/vol2_issue3/AD23733741.pdf.
R. J. Baker, “CMOS Circuit Design, Layout and Simulation,”. Hoboken, NJ, USA: John Wiley & Sons, Inc., 2010. doi: https://doi.org/10.1002/9780470891179.
