Rashmitha Rani B.N., and K.B. Ramesh. “The Design and Micro-Architectural Performance Optimization of Parallel Adder Circuit”. Recent Trends in Semiconductor and Sensor Technology, June 2024, pp. 9-17, https://matjournals.net/engineering/index.php/RTSST/article/view/522.