Rashmitha Rani B.N. and K.B. Ramesh, “The Design and Micro-Architectural Performance Optimization of Parallel Adder Circuit”, RTSST, pp. 9–17, Jun. 2024.