Rashmitha Rani B.N. and K.B. Ramesh (2024) “The Design and Micro-Architectural Performance Optimization of Parallel Adder Circuit”, Recent Trends in Semiconductor and Sensor Technology, pp. 9–17. Available at: https://matjournals.net/engineering/index.php/RTSST/article/view/522 (Accessed: 27 August 2026).