Rashmitha Rani B.N., & K.B. Ramesh. (2024). The Design and Micro-Architectural Performance Optimization of Parallel Adder Circuit. Recent Trends in Semiconductor and Sensor Technology, 9–17. Retrieved from https://matjournals.net/engineering/index.php/RTSST/article/view/522