Rashmitha Rani B.N.; K.B. Ramesh. The Design and Micro-Architectural Performance Optimization of Parallel Adder Circuit. RTSST 2024, 9-17.