Rashmitha Rani B.N. and K.B. Ramesh 2024. The Design and Micro-Architectural Performance Optimization of Parallel Adder Circuit. Recent Trends in Semiconductor and Sensor Technology. (Jun. 2024), 9–17.