1.
Raghunatha Reddy M V, Shashidhara K S, Girish H, Subhra Chakraborty, Viswanatha V, Divakara B C. Design and Optimization of RISC V Processor. JoMMR [Internet]. 2024 Aug. 14 [cited 2025 Oct. 12];:48-61. Available from: https://matjournals.net/engineering/index.php/JoMMR/article/view/822