Raghunatha Reddy M V, Shashidhara K S, Girish H, Subhra Chakraborty, Viswanatha V, and Divakara B C, “Design and Optimization of RISC V Processor”, JoMMR, pp. 48–61, Aug. 2024.