T. Subhashini, S.V. Brahmam, Sk. Zaheer, V. Raghava, and Sk. Vaseem, “Design and Analysis of RISC V Processor Architecture”, JoMMR, pp. 1–17, May 2024.