Raghunatha Reddy M V; Shashidhara K S; Girish H; Subhra Chakraborty; Viswanatha V; Divakara B C. Design and Optimization of RISC V Processor. JoMMR 2024, 48-61.