Sraboni Dhar, Satyendra Nath Biswas. Sleep Logic-based Low Power Circuit Design by Using Modified Gate Diffusion Input Technique. JOVDSP [Internet]. 2024 Jun. 15 [cited 2025 Oct. 25];10(2):1-9. Available from: https://matjournals.net/engineering/index.php/JOVDSP/article/view/561