Sraboni Dhar, and Satyendra Nath Biswas. “Sleep Logic-Based Low Power Circuit Design by Using Modified Gate Diffusion Input Technique”. Journal of VLSI Design and Signal Processing 10, no. 2 (June 15, 2024): 1–9. Accessed October 25, 2025. https://matjournals.net/engineering/index.php/JOVDSP/article/view/561.