Vejendla, Nancharaiah, Ramana Reddy Dr.R., and Balaji Narayanam. “Novel Time-Domain Interleaved Multiplier Sharing Architecture for Ultra-High Throughput FFT Processors”. Journal of VLSI Design and Signal Processing 12, no. 1 (February 9, 2026): 28–38. Accessed April 16, 2026. https://matjournals.net/engineering/index.php/JOVDSP/article/view/3026.