Sraboni Dhar, and Satyendra Nath Biswas. “Sleep Logic-Based Low Power Circuit Design by Using Modified Gate Diffusion Input Technique”. Journal of VLSI Design and Signal Processing, vol. 10, no. 2, June 2024, pp. 1-9, https://matjournals.net/engineering/index.php/JOVDSP/article/view/561.