Vejendla, N., . R. R. Dr.R., and B. Narayanam. “Novel Time-Domain Interleaved Multiplier Sharing Architecture for Ultra-High Throughput FFT Processors”. Journal of VLSI Design and Signal Processing, vol. 12, no. 1, Feb. 2026, pp. 28-38, https://matjournals.net/engineering/index.php/JOVDSP/article/view/3026.