Sraboni Dhar and Satyendra Nath Biswas, “Sleep Logic-based Low Power Circuit Design by Using Modified Gate Diffusion Input Technique”, JOVDSP, vol. 10, no. 2, pp. 1–9, Jun. 2024.