[1]
N. Vejendla, . R. R. Dr.R., and B. Narayanam, “Novel Time-Domain Interleaved Multiplier Sharing Architecture for Ultra-High Throughput FFT Processors”, JOVDSP, vol. 12, no. 1, pp. 28–38, Feb. 2026.