[1]
Akula Mallaiah, “Design of a Low-Power 4-Bit Dadda Multiplier Using Majority Gate Logic for Next-Generation VLSI Systems”, JOVDSP, vol. 11, no. 1, pp. 44–53, Apr. 2025.