Ch. Satya Surekha, B. Harshitha Sai, B. Amruthavalli, G. Bhargavi, and Akula Mallaiah, “Design and Optimization of a Monotonic Asynchronous Two-Bit Full Adder Using Majority Gate Logic for Low-Power Digital Systems”, JOVDSP, vol. 11, no. 1, pp. 27–35, Apr. 2025.