Sraboni Dhar and Satyendra Nath Biswas (2024) “Sleep Logic-based Low Power Circuit Design by Using Modified Gate Diffusion Input Technique”, Journal of VLSI Design and Signal Processing, 10(2), pp. 1–9. Available at: https://matjournals.net/engineering/index.php/JOVDSP/article/view/561 (Accessed: 25 October 2025).