Sraboni Dhar, and Satyendra Nath Biswas. 2024. “Sleep Logic-Based Low Power Circuit Design by Using Modified Gate Diffusion Input Technique”. Journal of VLSI Design and Signal Processing 10 (2):1-9. https://matjournals.net/engineering/index.php/JOVDSP/article/view/561.