MADHURA R; MANASA R; MAHESH KUMAR N. RTL Design of APB Protocol based Memory (1K*32) and Testbench. Journal of VLSI Design and Signal Processing, [S. l.], v. 11, n. 2, p. 20–30, 2025. Disponível em: https://matjournals.net/engineering/index.php/JOVDSP/article/view/2326. Acesso em: 16 apr. 2026.