Vejendla, N., Dr.R., . R. R., & Narayanam, B. (2026). Novel Time-Domain Interleaved Multiplier Sharing Architecture for Ultra-High Throughput FFT Processors. Journal of VLSI Design and Signal Processing, 12(1), 28–38. Retrieved from https://matjournals.net/engineering/index.php/JOVDSP/article/view/3026