Madhura R, Manasa R, & Mahesh Kumar N. (2025). RTL Design of APB Protocol based Memory (1K*32) and Testbench. Journal of VLSI Design and Signal Processing, 11(2), 20–30. Retrieved from https://matjournals.net/engineering/index.php/JOVDSP/article/view/2326