Sraboni Dhar; Satyendra Nath Biswas. Sleep Logic-Based Low Power Circuit Design by Using Modified Gate Diffusion Input Technique. JOVDSP 2024, 10, 1-9.