Ch. Satya Surekha; B. Harshitha Sai; B. Amruthavalli; G. Bhargavi; Akula Mallaiah. Design and Optimization of a Monotonic Asynchronous Two-Bit Full Adder Using Majority Gate Logic for Low-Power Digital Systems. JOVDSP 2025, 11, 27-35.