Puram Vamshi, Mahesh Kumar N, Pratyush and R Harinandan 2024. Design and Implementation of an 8-bit Universal Shift Register using Verilog. Journal of VLSI Design and Signal Processing. 10, 2 (Aug. 2024), 27–30.