Sraboni Dhar and Satyendra Nath Biswas 2024. Sleep Logic-based Low Power Circuit Design by Using Modified Gate Diffusion Input Technique. Journal of VLSI Design and Signal Processing. 10, 2 (Jun. 2024), 1–9.