Akula Mallaiah 2025. Design of a Low-Power 4-Bit Dadda Multiplier Using Majority Gate Logic for Next-Generation VLSI Systems. Journal of VLSI Design and Signal Processing. 11, 1 (Apr. 2025), 44–53.