Design and Implementation of a Delay and Energy-efficient Booth Multiplier

2026-04-21T11:36:41+00:00

The performance of digital multipliers plays a critical role in high-speed arithmetic operations used in modern digital signal processing and embedded systems. This project focuses on the design and implementation of a delay and energy-efficient booth multiplier, which is an optimized version of the traditional booth algorithm for signed multiplication. Booth multipliers reduce the number of partial products generated during multiplication, thereby decreasing computation time and hardware complexity. However, conventional designs often suffer from high propagation delay and increased power consumption. In this work, an enhanced booth multiplier architecture is proposed, incorporating optimized partial product generation, fast adders, and low-power design techniques to minimize delay and energy usage. The proposed design is implemented using Hardware Description Languages (HDL) such as VHDL or Verilog and validated on FPGA platforms to ensure real-time performance. Simulation results demonstrate significant improvements in speed and power efficiency compared to conventional multipliers. The proposed multiplier is highly suitable for applications in digital signal processing, embedded systems, and arithmetic-intensive computing environments where energy efficiency and low latency are critical. This work contributes to the development of high-performance arithmetic units for modern computational systems.

Journal of Control and Instrumentation Engineering

Design and Implementation of a Delay and Energy-efficient Booth Multiplier