Seelam Srinivasa Rao, J. Siva Deepika. An Energy-Efficient Approximate Dadda Multiplier using Almost Full Adders, Majority-Logic 4:2 Compressors, and Clock Gating. ARPED [Internet]. 2026 Jul. 1 [cited 2026 Jul. 5];:19-28. Available from: https://matjournals.net/engineering/index.php/ARPED/article/view/3804