Seelam Srinivasa Rao, and J. Siva Deepika. “An Energy-Efficient Approximate Dadda Multiplier Using Almost Full Adders, Majority-Logic 4:2 Compressors, and Clock Gating”. Advance Research in Power Electronics and Devices, July 2026, pp. 19-28, https://matjournals.net/engineering/index.php/ARPED/article/view/3804.